

U11

★JP 2001077294-A

★NIDE U11 2002-028702/04  
Ball grid array type semiconductor device, has chips mounted on inner side of U shaped substrate and sealed by resin which is filled between inner surface of substrate and chips

NEC CORP 1999.09.02 1999JP-248218

U14 (2001.03.23) H01L 25/065, H01L 25/07, 25/18

**Novelty:** Electrode pad (13) is formed on inner surface and connecting terminals (18, 19) are formed on outer surface of flexible insulating substrate (10) which is bent to U shape. Semiconductor chips (11,12) are mounted on inner surface of substrate through the pad in back alignment condition. Resin (16) is filled inside bent substrate between chips to seal the chips.

**Use:** Ball grid array type semiconductor device.

**Advantage:** Semiconductor chips are mounted in laminated condition, so improvement in package density of semiconductor chip is achieved. Simplification of mounting operation of semiconductor chip is obtained. When semiconductor device is mounted in substrate, projection configuration of external terminal is not provided outside which chip, so mounting area is reduced. Electrical property of semiconductor device of mounting condition can be examined by performing electrical connection to external terminal arranged to another lateral surface of semiconductor device.

**Description of Drawing(s):** The figure shows the sectional views of semiconductor device. (Drawing includes non-English language text).

**Insulating substrate 10**

Semiconductor chip 11,12

Electrode pad 13


## Resin 16

**Result 10**  
External connecting terminal 18,19

(6pp Dwg.No.1/5)

**N2002-022197**

U11-D01A6; U14-H03A4; U14-H03C3



1: 中野実  
10: F.F.C. 中野  
11: 中野実  
12: 中野実  
13: 中野実  
14: 中野実  
15: 中野実  
16: 中野実  
17: 中野実  
18: 中野実  
19: 中野実  
20: 中野実  
21: 中野実  
22: 中野実  
23: 中野実  
24: 中野実  
25: 中野実  
26: 中野実  
27: 中野実  
28: 中野実  
29: 中野実  
30: 中野実  
31: 中野実  
32: 中野実  
33: 中野実  
34: 中野実  
35: 中野実  
36: 中野実  
37: 中野実  
38: 中野実  
39: 中野実  
40: 中野実  
41: 中野実  
42: 中野実  
43: 中野実  
44: 中野実  
45: 中野実  
46: 中野実  
47: 中野実  
48: 中野実  
49: 中野実  
50: 中野実  
51: 中野実  
52: 中野実  
53: 中野実  
54: 中野実  
55: 中野実  
56: 中野実  
57: 中野実  
58: 中野実  
59: 中野実  
60: 中野実  
61: 中野実  
62: 中野実  
63: 中野実  
64: 中野実  
65: 中野実  
66: 中野実  
67: 中野実  
68: 中野実  
69: 中野実  
70: 中野実  
71: 中野実  
72: 中野実  
73: 中野実  
74: 中野実  
75: 中野実  
76: 中野実  
77: 中野実  
78: 中野実  
79: 中野実  
80: 中野実  
81: 中野実  
82: 中野実  
83: 中野実  
84: 中野実  
85: 中野実  
86: 中野実  
87: 中野実  
88: 中野実  
89: 中野実  
90: 中野実  
91: 中野実  
92: 中野実  
93: 中野実  
94: 中野実  
95: 中野実  
96: 中野実  
97: 中野実  
98: 中野実  
99: 中野実  
100: 中野実

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2001-077294  
(43)Date of publication of application : 23.03.2001

(51)Int.Cl.

H01L 25/065  
H01L 25/07  
H01L 25/18

(21)Application number : 11-248218  
(22)Date of filing : 02.09.1999


(71)Applicant : NEC CORP  
(72)Inventor : HASHIMOTO KATSUMASA

## (54) SEMICONDUCTOR DEVICE

### (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a semiconductor device, in which mount density of a semiconductor chip is enhanced, mounting of the semiconductor chip is simplified, and mounting with a solder bump is possible.

**SOLUTION:** A semiconductor device 1 is provided with an insulating substrate 10, in which an electrode pad 13 is formed on one surface, and external connecting terminals 18 and 19 are formed on the other surface, and two semiconductor chips 11 and 12 mounted on the electrode 13 on one surface of the substrate 10. This device is constituted by folding the substrate 10 to form a U-shape in the direction of the thickness with one surface inward to arrange two semiconductor chips 11 and 12 back to back, and by filling a resin 16 between the folded substrate 10 to seal the semiconductor chips 11 and 12. When the semiconductor device 1 is mounted on a mother board 21, two semiconductor chips 11 and 12 are mounted in a state such that they are laminated. Thus, the mount density of the semiconductor chips to the mother board 21 is improved.



### LEGAL STATUS

[Date of request for examination] 08.08.2000

[Date of sending the examiner's decision of rejection] 04.03.2003

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

# \*NOTICES\*

Japan Patent Office is not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. \*\*\*\* shows the word which can not be translated.

3. In the drawings, any words are not translated.

## DRAWINGS


[Drawing 1]




- 1: 基板
- 10: PFC層
- 11: 基板
- 12: 基板
- 13: 基板
- 14: 基板
- 15: 基板
- 16: 基板
- 17: 基板
- 18: 基板
- 19: 基板
- 20: 基板
- 21: 基板
- 22: 基板
- 23: 基板
- 24: 基板
- 25: 基板
- 26: 基板
- 27: 基板
- 28: 基板
- 29: 基板
- 30: 基板
- 31: 基板
- 32: 基板
- 33: 基板
- 34: 基板
- 35: 基板
- 36: 基板
- 37: 基板
- 38: 基板
- 39: 基板
- 40: 基板
- 41: 基板
- 42: 基板
- 43: 基板
- 44: 基板
- 45: 基板
- 46: 基板
- 47: 基板
- 48: 基板
- 49: 基板
- 50: 基板
- 51: 基板
- 52: 基板
- 53: 基板
- 54: 基板
- 55: 基板
- 56: 基板
- 57: 基板
- 58: 基板
- 59: 基板
- 60: 基板
- 61: 基板
- 62: 基板
- 63: 基板
- 64: 基板
- 65: 基板
- 66: 基板
- 67: 基板
- 68: 基板
- 69: 基板
- 70: 基板
- 71: 基板
- 72: 基板
- 73: 基板
- 74: 基板
- 75: 基板
- 76: 基板
- 77: 基板
- 78: 基板
- 79: 基板
- 80: 基板
- 81: 基板
- 82: 基板
- 83: 基板
- 84: 基板
- 85: 基板
- 86: 基板
- 87: 基板
- 88: 基板
- 89: 基板
- 90: 基板
- 91: 基板
- 92: 基板
- 93: 基板
- 94: 基板
- 95: 基板
- 96: 基板
- 97: 基板
- 98: 基板
- 99: 基板
- 100: 基板

[Drawing 2]

(a)




(b)




- 10: PFC層
- 11: 基板
- 12: 基板

[Drawing 3]

(a)



(b)



**\* NOTICES \***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

---

**DETAILED DESCRIPTION**

---

**[Detailed Description of the Invention]**

**[0001]**

[The technical field to which invention belongs] this invention relates to the semiconductor device which aimed at especially improvement in packaging density about the semiconductor device which carried two or more chips.

**[0002]**

[Description of the Prior Art] In recent years, improvement in the packaging density of a semiconductor device is demanded, and in order to realize this, the semiconductor device which carried two or more chips as one package is proposed. Drawing 5 is the cross section showing the conventional example of this kind of semiconductor device. The example of drawing 5 (a) carries a semiconductor chip 102,103 in both sides of a leadframe 101, respectively, connects each semiconductor chip 102,103 and a leadframe 101 by the bonding wire 104, and carries out package closure with the mould resin 105. Moreover, drawing 5 (b) connects each semiconductor chip 202,203 to a leadframe 201, after pasting up the tooth back of two semiconductor chips 202,203 directly; and it carries out package closure with the mould resin 205. After forming a part of leadframe 301 or the whole so that it may become two-step composition, two semiconductor chips 302,303 are carried in the height position where leadframes differ, it connects with a leadframe 301 directly like illustration of each semiconductor chip 302,303, or drawing 5 (c) connects by the bonding wire outside drawing, and performs mounting to a mother board 304. Furthermore, drawing 5 (d) carries two semiconductor chips 402,403 in a substrate 401 at a laminating state, and after connecting each semiconductor chip 402,403 and a substrate 401 by the bonding wire 404, it carries out package closure with the mould resin 405. Moreover, the solder bump (BGA) 406 is arranged in the rear face of a substrate 401 as an external end-connection child.

**[0003]** In such a conventional semiconductor device, since the leadframe is used for the semiconductor device of drawing 5 (a) and (c), a leadframe is projected by the way outside a semiconductor chip, the component-side product of a semiconductor device becomes large as compared with the area of a semiconductor chip, and high density assembly becomes difficult. Moreover, in the semiconductor device of drawing 5 (a), (c), and (d), after carrying a semiconductor chip in a laminating state, it is necessary to make connection to wirebonding or a leadframe to each semiconductor chip, and connection will become difficult. Furthermore, in recent years, when the semiconductor device in which mounting by the solder bump is possible like BGA is required, it becomes difficult to adopt structure like drawing 5 (a) - (c). Although it is possible with this point and the structure of drawing 5 (d), with this structure, it is conditions that an upper semiconductor chip is smaller than a lower thing, and it is difficult to realize at two semiconductor chips of the same size.

**[0004]** The purpose of this invention attains simplification of the loading work of a semiconductor chip, and offers the semiconductor device which moreover enabled mounting by the solder bump while it aims at improvement in packaging density.

**[0005]**

[Means for Solving the Problem] The insulating substrate to which an electrode pad is formed in one field, and the semiconductor device of this invention has the flexibility in which the external end-connection child connected to the aforementioned electrode pad was formed in the field of

another side in it, It has two semiconductor chips carried in the aforementioned electrode pad in aforementioned one field of the aforementioned substrate. While turning aforementioned one field inside, bending the aforementioned substrate to a U character type in the thickness direction and constituting the two aforementioned semiconductor chips in the very close state, it is characterized by having been filled up with the resin between the substrates bent the account of before, and closing the aforementioned semiconductor chip. Here, the aforementioned semiconductor chip is carried according to flip chip structure to the aforementioned electrode pad. Moreover, the aforementioned external end-connection child is arranged in one [ at least ] near lateral surface of the field of the outside of the aforementioned substrate bent by the described [ above ] U character type. In this case, the aforementioned external end-connection child is arranged in the lateral surface by the side of both above of the aforementioned substrate, respectively, and it is desirable [ the child ] that the solder ball for constituting ball grid array structure to the external end-connection child by the side of one superficies is connected while electrical connection of each aforementioned external end-connection child is carried out to the aforementioned semiconductor chip, respectively.

[0006] According to this invention, a semiconductor device is constituted where a laminating is mutually carried out because two semiconductor chips carried in the insulating substrate bend a substrate to a U character type and form it. Therefore, when a semiconductor device is mounted, two semiconductor chips will be mounted where a laminating is carried out, and its packaging density of the semiconductor chip to a mounting substrate improves. Moreover, since the external end-connection child of a semiconductor device was arranged in one [ at least ] lateral surface of the lateral surface of the substrate bent to the U character type, while becoming possible to mount an external end-connection child with solder bump structure, when a semiconductor device is mounted in a mounting substrate, an external end-connection child projects to a way outside a semiconductor chip, is not stationed, and can reduce a component-side product.

[0007]

[Embodiments of the Invention] Next, the operation gestalt of this invention is explained with reference to a drawing. Drawing 1 is the cross section of 1 operation gestalt of the semiconductor device 1 of this invention. In the aforementioned semiconductor device 1, two semiconductor chips 11 and 12 are connected to the whole surface of the FPC substrate (flexible printed circuit board) 10 which consists of material with flexibility, such as polyimide resin, by the flip-chip-bonding method. That is, the electrode pad 13 which consisted of \*\*\*\*\* is formed in one field of the FPC substrate 10, and the golden bumps 14 and 15 prepared in the electrode of each semiconductor chips 11 and 12, respectively are connected to the aforementioned electrode pad, respectively. Moreover, the aforementioned FPC substrate 10 is mostly bent by the U character type in the thickness direction in the mid-position so that the two aforementioned semiconductor chips 11 and 12 may be faced. And it fills up with the closure resin 16 between the inside space where the aforementioned FPC substrate 10 was bent, i.e., the aforementioned semiconductor chips 11 and 12 and the FPC substrate 10, and the aforementioned semiconductor chips 11 and 12 are closed between the FPC substrates 10. Moreover, the external end-connection children 18 and 19 constituted from \*\*\*\*\* by the superficies of the aforementioned FPC substrate 10 like the aforementioned electrode pads 14 and 15 are arranged, and globular form solder BAMB 17 is connected to the external end-connection child 18 of the superficies of the illustration bottom of the FPC substrate 10, and it is constituted here as an external terminal of BGA (ball grid array) structure. Moreover, the external end-connection child 19 of the superficies of an illustration top is formed in electrode pad structure. The aforementioned semiconductor device is constituted as CSP (chip-size package) by such composition.

[0008] Drawing 2 and drawing 3 are the outline perspective diagrams for explaining the manufacture method of the semiconductor device 1 of drawing 1. Like drawing 2 (a), the FPC substrate 10 is formed in the shape of [ of the rectangle of the size which can arrange two semiconductor chips ] sheet metal, and the electrode pad 13 for carrying a semiconductor chip with electric conduction foils, such as copper foil, is arranged in the upper surface of the FPC substrate 10 which consists of insulating materials, such as polyimide resin. in addition, the wiring

and the through hole to which each aforementioned electrode pad 13 abbreviated illustration -- mutual -- or it connects with the external end-connection children 18 and 19 of the rear face of the FPC substrate 10 moreover, the wiring outside drawing described above in the inferior surface of the tongue of the aforementioned FPC substrate 10 as shown in drawing 1 and a through hole -- the aforementioned electrode pad 13 -- or the aforementioned external end-connection children 18 and 19 of the electrode pad structure by which electrical connection was carried out mutually are arranged

[0009] Subsequently, two semiconductor chips 11 and 12 are carried in the upper surface of the aforementioned FPC substrate 10 like drawing 2 (b). The golden bumps 14 and 15 (refer to drawing 1) are formed in the electrode prepared in the inferior surface of tongue of illustration, respectively, and each semiconductor chips 11 and 12 are connecting these golden bumps 14 and 15 to the electrode pad 13 of the upper surface of the aforementioned FPC substrate 10, and carry semiconductor chips 11 and 12 in the FPC-substrate 10 according to flip chip structure. As this flip chip structure, it is good also as connection structure by the golden-golden sticking-by-pressure method or different direction conductive resin.

[0010] Further, the aforementioned FPC substrate 10 is bent to a U character type in the thickness direction in the simultaneously mid-position like drawing 3 (a), and it forms. Thereby, each aforementioned semiconductor chips 11 and 12 will be in the state where it has been arranged back to back. Furthermore, like drawing 3 (b), with the U character type of the aforementioned FPC substrate 10 held, a resin 16 is poured into the interior of the U character mold of the FPC substrate 10, and it is filled up between the FPC substrates 10. And when a resin 16 hardens, the aforementioned semiconductor chips 11 and 12 will be closed with the aforementioned resin 16. Then, the external end-connection child of BGA structure can consist of connecting the solder ball 17 to the external end-connection child 18 by the side of the end of the aforementioned FPC substrate 10, and the semiconductor device 1 of the CSP structure shown in drawing 1 is produced.

[0011] While laying the semiconductor device 1 of the aforementioned CSP structure on the real wearing electrode pad 22 currently formed in the front face of a mother board 21 as shown in drawing 1 in case the semiconductor device 1 of the above composition is mounted in a mounting substrate (mother board), the opposite position of the solder bump 17 who becomes the external end-connection child of BGA structure is carried out. And the solder ball 17 is fused by heating a mother board 21, and it is made to join to the real wearing electrode pad 22. Thus, by performing mounting, two semiconductor chips 11 and 12 carried in the semiconductor device 1 of CSP structure can realize the electrode pad 13 of the FPC substrate 10 and a circuit pattern, and mounting of a semiconductor device [ as opposed to / electrical connection will be further carried out to the real wearing electrode pad 22 of a mother board 21 through the solder bump 17, and / a mother board 21 ].

[0012] Thus, where it changed into the state where are bending the FPC substrate 10 to a U character type after carrying two semiconductor chips 11 and 12 in the FPC substrate 10 by the flip chip method in the semiconductor device 1 of this operation gestalt, and forming, and the laminating of each semiconductor chips 11 and 12 was carried out mutually and the laminating of the two semiconductor chips 11 and 12 is carried out as a result, it will be mounted in a mother board 21, and packaging density improves. Moreover, among the external end-connection children 18 and 19 connected to each semiconductor chips 11 and 12, since the external end-connection child 18 of real wearing is constituted by the solder bump 17 as BGA structure at the end side of a FPC substrate, the external end-connection child when mounting a semiconductor device in a mother board 21 projects to the method of outside [ semiconductor chips / 11 and 12 ], and is not stationed, and he can reduce a component-side product. Furthermore, the laminating of the two semiconductor chips 11 and 12 is mutually carried out in the state of confrontation, since each is carried by the flip chip method to the FPC substrate 10, each semiconductor chips 11 and 12 will not receive restrictions in the size of each semiconductor chips 11 and 12, and they can realize the laminating of the semiconductor chip of the same size. Moreover, in the state of this mounting, it is possible to examine the electrical property of the mounted semiconductor device easily by

30/05/2003

connecting a testing device to the external end-connection child 19 exposed on the upper surface of a semiconductor device.

[0013] Here, as the semiconductor device of this operation gestalt shows to drawing 4, it is also possible to mount other semiconductor devices of the structure same on one semiconductor device mounted in the mother board 21 in the state where the laminating was carried out. That is, it connects to the external end-connection child 19 of electrode pad structure located in the upper surface of the semiconductor device 1 mounted in the mother board 21, other external end-connection children 17, i.e., solder bump, of BGA structure of semiconductor device 1A. By this, electrical connection of the up-and-down semiconductor devices 1 and 1A will be mutually carried out through the external end-connection child 18 (20) and 19, respectively, and electrical connection of the two semiconductor chips 11 and 12 each carried in the up-and-down semiconductor devices 1 and 1A as a result, respectively will be carried out mutually, and mounting will be performed to a mother board 21.

[0014] thus, with the mounting structure which carried out the laminating of the two semiconductor devices 1 and 1A, since a total of four semiconductor chip, it becomes possible to mount by the component-side product of about one semiconductor chip, it becomes possible to boil packaging density markedly and to improve. In addition, when not receiving a limit in the height size on mounting, it will also be possible to mount other semiconductor devices of the still more nearly same composition on semiconductor device 1A of the drawing 4 top, and high mounting of packaging density can be realized extremely.

[0015]  
[Effect of the Invention] Since a semiconductor device is constituted where a laminating is mutually carried out because two semiconductor chips by which this invention was carried in the insulating substrate bend a substrate to a U character type and form it as explained above, when a semiconductor device is mounted, two semiconductor chips will be mounted where a laminating is carried out, and its packaging density of the semiconductor chip to a mounting substrate improves. Moreover, since the external terminal of a semiconductor device was arranged in one [ at least ] lateral surface of the lateral surface of the substrate bent to the U character type, while becoming possible to mount an external terminal with solder bump structure, when a semiconductor device is mounted in a mounting substrate, an external terminal projects to a way outside a semiconductor chip, is not arranged, and can reduce a component-side product. Furthermore, it also becomes possible to examine the electrical property of the semiconductor device of a mounting state by performing electrical connection to the external terminal arranged in the lateral surface of another side of a semiconductor device.

---

[Translation done.]

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**